ADN2819,pdf,datasheet Multi Rate Limiting Amplifier and Clock

ADN2819,pdf,datasheet Multi Rate Limiting Amplifier and Clock

  • 版本: Multi Rate Limiting Amplifier and Clock
  • 分类:机械电子
  • 大小: 123KB
  • 时间:2022-12-12
  • 软件介绍
  • 相关文章
介绍

The ADN2819 provides receiver functions of Quantization, Signal Level Detect and Clock and Data Recovery at rates of OC-3, OC-12, Gigabit Ethernet, OC-48 and all FEC rates. All SONET jitter requirements are met, including: Jitter Transfer; Jitter Generation; and Jitter Tolerance. All specifications are quoted for -40C to +85C ambient temperature unless otherwise noted.

The proprietary delay and phase-locked loop design of the ADN2819 provides unprecedented jitter performance for robust high-speed networking designs.

The device is intended for WDM system applications and can be used with either an external reference clock or an on-chip crystal oscillator. Both native rates and 15/14 rate digital wrappers rates are supported by the ADN2819, without any change of reference clock required. This device together with a PIN diode and a TIA preamplifier can implement a highly integrated, low cost, low power fiber optic receiver. The receiver front end Signal Detect circuit indicates when the input signal level has fallen below a user adjustable threshold.

ADN2819,pdf,datasheet

展开